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I. INTRODUCTION

C
MOS neuromorphic circuit was one of the most intense researches to bring adaptability and robustness in circuits beyond the conventional Von Neumann architecture in early 1990 [1] - [3] . However, CMOS technology could not provide the huge capacity to be scalable to biological levels because a great number of transistors are required to emulate the dynamic behaviors of biological synapses [4] . This approach was nearly suspended until two or three years ago, when nanoscale components such as memristive devices and synaptic transistors were demonstrated [5] - [10] . They are of great interest to develop new neuromorphic circuits and architectures by replacing CMOS-based synapses but keeping CMOS-based neurons [10] , [11] . The nanoparticle organic memory FET transistor (NOMFET), which is shown in Fig. 1 , is a promising candidate as it can exhibit dynamic behaviors similar to a biological spiking synapse [12] , [13] . Thus, it could be very suitable to implement some dynamic neural-network-based computing systems such as the liquid state machine [14] and some natural synaptic learning mechanisms such as spike-timing-dependent plasticity [15] .
To design and simulate the hybrid neuromorphic circuits or architectures composed of nanocomponent as synapses and CMOS as neurons, a reliable spice functional model is required to provide the interface between the fundamental physics and the electrical characteristics. Therefore, we developed a functional model based on a physical model and a number of experimental parameters. It is more accurate than a purely logical model, much faster than a compact model [16] for architecture simulation, and easier to be updated. Different from conventional methods for static devices, special methods and techniques have been developed for the modeling of dynamic behaviors, which could be very useful for the modeling of other nanodevices as well.
The body of this paper includes five parts. In the first section, the NOMFET and its synapse-like behaviors are briefly introduced. In the following, a functional model based on the physical mechanisms occurring in the device is derived; the methodology to extract the model parameters from experimental data is detailed in the third part. The Verilog-A [17] implementation of the model in the IC development platform Cadence Spectre [18] is then presented, along with the spice simulation results. Finally, by using the model, we have 0018-9383/$26.00 © 2010 IEEE simulated some more complex neuromorphic functions, which allow us to explore the potential applications of bio-inspired neural network.
II. DEVICE CONFIGURATION
The NOMFET is composed of three terminals as the conventional metal-oxide-semiconductor field-effect transistor (see Fig. 1 ): drain (D), source (S), and gate (G). It is fabricated using a bottom-gate electrode configuration, where the p + -doped silicon gate is covered with 200 nm of SiO 2 . The terminals D and S are gold electrodes with interelectrode gap in the range of 0.2-20 μm. Gold nanoparticles (NPs, diameters of 5, 10, or 20 nm) are immobilized on the surface of the interelectrode gap by surface chemistry before pentacene deposition. The pentacene is a p-type organic semiconductor [12] , [13] . The electrical conduction between the terminals D and S is assured by the hole channel, which is created in the thin film at the interface with the silicon oxide by applying a negative gate voltage. The drain-to-source current I DS is negative. In addition to the classical transistor's behaviors, a negative gate voltage also positively charges the Au NPs. This reduces the channel conductivity of the device, because the charged NPs induce a repulsive electrostatic interaction between the holes trapped in the NPs and the ones accumulated in the pentacene channel. The charge retention time in the NPs can be as long as several thousands, and this provides the NOMFET the shortterm memory property [12] . We established our model for a two-terminal device configuration, as shown Fig. 2 . The gate and drain electrodes are driven by the same input voltage, a pulse train with constant amplitude V AP and variable frequency (see Fig. 3 ). There is a competition between the charges provided to the NPs by the gate voltage pulses and the natural NP charge relaxation. They can result in a decrease and increase of the channel current I DS , respectively. When a new input pulse sequence occurs, the NOMFET exhibits either a depressing or facilitating behavior, depending both on the duration between the pulses and on the Fig. 3 . Input pulse train at the drain and gate electrodes. In is the value of drain-to-source current (I DS ) at the nth pulse, which occurs at the time tn. The new value I n+1 is calculated using In, W and T . W is the width of the previous pulse, and T is the duration between the pulses, which can be variable. charge level of the NPs. The current I DS is thus dependent on the history of the input signal.
This property is equivalent to the behavior of a depressing biological synapse, i.e., short-term plasticity, as shown in [20] . The amplitude of the transmitted spikes represents the amount of available neurotransmitters at a given time. It depends on both the past history and the current status of stimulus activity for the synapse. Therefore, the amplitude of the transmitted spikes can be either reduced or improved by modulating the stimulation frequency. The maximum variation of the transmitted spike in our devices is close to 30% with −30-V pulse amplitude for NOMFET with large interelectrode gap (i.e., micrometer scale length). The interelectrode distance has been shrunk down to 200 nm, and the new nanoscale samples exhibit similar behaviors with a drive voltage as low as −3 V and a variation of 40% [13] [see also Fig. 5(b) ]. Recent work has provided an improvement of the current variation up to 80% with a new device configuration.
III. FUNCTIONAL MODEL DERIVATION
The model integrates both the effects of the charges trapped in the NPs on I DS (i.e., the conductivity) and the NPs (dis)charge dynamics. The current in the device is determined using the expression proposed in [13] , i.e.,
where β = 1/(k B .θ), θ is the temperature, A 0 is a temperaturedependent parameter, ε F is the Fermi energy fixed by the gate voltage, and Δ is the shift of the Fermi energy induced by the charges trapped in the NPs. For a given bias, a simplified form can be obtained for (1), i.e.,
where I is the current between the drain and source terminals when the NPs are in equilibrium as all the three terminals are grounded. For simplification, we suppose that all the NPs are fully discharged in this case for the modeling. This expression is coherent with the physical interpretation mentioned in the previous section.
A. Iterative Model Derivation
The input waveform applied to the device is illustrated in Fig. 3 . I n is the drain-to-source current at the nth pulse. From t n to t n+ = t n + W (pulsewidth), the negative voltage V GS charges the NPs. The charges follow a certain dynamic characterized by an empirical function f c (t) (6), taking its value from 1 to 0. For an infinite pulsewidth, the NPs tend to be charged completely, inducing a maximum Fermi energy shift Δ max . The expression of the current at t = t n+ is
From t n+ to t n+1 = t n + T , the charges trapped in the NPs are relaxed, and the current intensity ultimately tends to I. As for the charge, the relaxation dynamic is described by another empirical function f D (t) as
The general iteration expression for the evolution of the current I DS between two pulses can be obtained by integrating (3) into (4) as
B. NPs Charge/Discharge Dynamic Behaviors
By introducing two time constants τ C and τ D in the model, a simple exponential function can be used as f c (t) and f D (t) in (3)-(5), which is sufficient to simulate the (dis)charge dynamic behaviors with good accuracy, e.g.,
C. Current Expression in Steady State
Considering the limit of (5) for an infinite number of iterations with given pulsewidth and frequency, one gets the current intensity expression of a steady state as Fig. 4 shows a comparison between the steady-state current calculated from the model and the measured data in function of the pulse frequency. There is a good agreement between the two curves.
IV. MODEL PARAMETER EXTRACTION
Our model integrates the four physical parameters introduced above: the NP charge and discharge time constants τ C and τ D and the maximum Fermi energy shift Δ max and I, which depends mainly on the bias of the device. Table I shows all the variables used in the fitting function, including these four physical parameters. The order of magnitude and the physical and/or mathematical constraints are specified for each variable. The initial value of the variables for the first fitting step is chosen in agreement with their order of magnitude, which can also be used to add additional boundaries to improve the convergence of the fitting when necessary.
Several experimental measurements of the current response for voltage pulse sequences with a variable frequency are used to fit the model. The nonlinear curve fit toolset of OriginPro 8.0 and the OriginC programming language are used for the fitting. They allow the use of static variables to fit the experimental data directly with the iterative function [see (5) ]. Since there are less experimental data for low-frequency pulses than for higher ones during the same time interval, a weight inversely proportional to the pulse frequency is attributed to each data. This ensures that equal importance is given to each part of the pulse sequence for the fitting, regardless of the frequency. Following this methodology, Fig. 5(a) and (b) shows the superimposition of the experimental measurement and the fitted curve for a particular pulse sequence for two different devices with 12 μm and 200 nm interelectrode gap, respectively. The shrinking of interelectrode gap allows low operating voltage, which is compatible with CMOS circuits. Another important point to be noted is the reduction of the time constant τ C to the same range as the typical time constant of about 0.3 s observed in biological synapses [20] .
The self-assembly fabrication process of the NOMFET and particularly the variations in NP deposition could lead to important mismatch, which have significant influences on the circuits and the architecture design. Thereby, the random initial effect has to be taken into account and is integrated to this functional model. Fig. 6 shows the result of the statistical modeling of device mismatch for a batch of seven samples. Each parameter is assumed to be normally distributed. This methodology leads to rather pessimistic figures, as parameters can go beyond their physical limits, particularly for the drain-source current. This is mitigated by enforcing the physical limits in the model im- Fig. 6 . Statistical modeling for the four physical parameters of the model. "pdf" stands for probability density function. These statistics are derived from the fitting of seven samples (5-μm gap width, 5-nm NP size). The mean μ and the standard deviation σ are calculated for each parameter over the seven samples, and normal distribution is used.
plementation. For example, I is forced to zero if the randomly chosen value at device initialization is positive. This will effectively emulate a nonfunctioning device. Benefiting from the intrinsic hardness to the device default and parameter variation, postfabrication neuromorphic learning allows the circuits and architectures to be tolerant to those nonfunctioning devices.
V. IMPLEMENTATION AND SIMULATION RESULTS
The iterative electrical model is implemented in the Verilog-A hardware description language [17] , which can be incorporated directly into the Cadence Spectre circuit simulator. It allows the designers to predict the performance of NOMFET by using the electrical test bench and to simulate the hybrid circuits with other components (e.g., MOS transistors). In our implementation, the current I DS is calculated at the beginning of each pulse. It depends on W and T , which are computed by measuring the time at falling and rising edges of each pulse during simulation: T = t n+1 − t n and W = t n+ − t n (see also Fig. 3) . The other parameters are those extracted directly from the data fitting. The values of the physical parameters are chosen randomly according to the statistical distributions in Fig. 6 at the initial simulation step independently for each NOMFET. This is very helpful to simulate the robustness of circuits and architectures. A number of analog and digital functions integrated in the Verilog-A language have been used to improve the simulation speed and reliability, for instance, the random function $rdist_normal and the edge-crossing function @ (cross), etc.
Transient spice simulation and the experimental data of NOMFET for the same pulse train sequence are shown in Fig. 7 , which shows a good agreement in both dynamical behaviors and parameters. To demonstrate the accuracy and the predicting capabilities of the model, the input sequence for the comparison with the experimental measurements is different from that for the fitting process shown in Fig. 5 . It is important to note that the depressing and facilitating synaptic behaviors can be observed, which depend on both the input frequency and the historical current level. The 1-Hz sequence is a good example to demonstrate this behavior (see Fig. 7 ): the weight or resistance of the NOMFET can increase or decrease, depending on its previous states. A test bench circuit for the NOMFET in the Cadence Spectre 5.1.41 CAO platform [18] is shown in Fig. 8 . The input pulse sequence voltage is generated using a simple piecewise linear voltage source. The NOMFET symbol allows hierarchical design, and hybrid circuits with CMOS transistors can also be easily conceived and simulated.
We develop a special simulation flow for the functional model of the NOMFET, which is presented in Fig. 9 ; it is different from the conventional methods for the modeling of static semiconductor devices. Here, we use Matlab/Cadence Spectre cosimulation techniques as the input and output signals are much more complex with variable frequencies. Complementary to the Cadence Spectre simulator, Matlab is used to generate hybrid nano/CMOS circuit netlist and handle simulation results. In this case, we benefit both the advantages of Spectre simulator with the Verilog-A interface and the powerful capacity of Matlab to perform signal generation and analysis. The Spectre Toolbox for Matlab included in MMSIM [19] provides the required interface for importing the simulation results in Matlab. This simulation flow can be extended to study the dynamic behaviors of other synapse-like nanodevices such as synaptic transistors [9] , [10] and memristive devices [7] , [8] . 
VI. SYNAPTIC DEPRESSION AND GAIN CONTROL
By using the NOMFET functional model, some complex neuromorphic functions can be simulated and explored. This section shows an example of our study in synaptic depression and gain control.
Transient synaptic gain control is a biological process in which shot-term synaptic depression occurs to compensate for higher-frequency inputs. This process has been demonstrated by the simulations based on biological measurements [20] . It allows neurons to be sensitive to the relative frequency change of each afferent. This mitigates the effect of slight variations of high frequency inputs, which could mask meaningful changes in low-frequency inputs. Simulations (Fig. 7) show that the synaptic weight or the channel conductivity of the NOMFET decreases as the input frequency increases, thus demonstrating some gain control. Depending on the parameters of the neuron and the frequency range, sensitivity to the relative frequency variations of the input synapses is achievable.
A potential application of the gain control mechanism is the detection of synchronous uncorrelated input rate change; Fig. 10 . Circuit used to simulate detection of synchronous uncorrelated input rate change on ten NOMFETs, with an average input frequency of 6 Hz. Each input's frequency is chosen randomly at t = 0 s and randomly permuted at t = 30 s to ensure that the average frequency and the summed input current remain rigorously identical after the transition. The neuron's threshold is 3.65 μV, and its integration time constant is 4 s. The NOMFET model parameters are given in Fig. 5(b) . Device mismatch is not taken into account for this simulation.
here, we reproduce the simulation shown in [20] by using the functional model of NOMFET and a leaky integrate-and-fire neuron spice model. The neuron associated with thousands of synapses is primarily sensitive to its average input frequency. A synchronous uncorrelated input rate change with no synaptic depression involved would therefore remain undetected as the average input frequency would not change. With synaptic depression, however, the synaptic weight is reduced for high input frequency. Thus, as an uncorrelated input rate change occurs, the synapses experiencing a sudden increase in frequency will have a temporarily higher contribution to the neuron's integration until the weight is reduced by synaptic gain control. This point is illustrated in Fig. 10 at the transitions from low to high frequency. Even if the average input frequency remains unchanged, this can be enough to trigger the firing of the neuron, as shown by the simulations in Fig. 11 . The threshold of the neuron is 3.65 μV, and its integration time constant is 4 s. In accordance with [20] , device mismatch was not included in this simulation to show the gain control mechanism. Indeed, our objective is to show that the frequency change can be detected solely thanks to the plasticity of the NOMFET.
In addition to the synaptic gain control, other neuromorphic functions are also under study in our laboratory, such as the associative memory, which was shown recently by using Memristor/CMOS hybrid circuits [21] .
VII. DISCUSSION AND CONCLUSION
This paper introduces a reliable electrical model of the NOMFET in pulse regime for hybrid nano/CMOS architecture design and high-speed simulations. It is fully functional to simulate the dynamic behavior of the NOMFET as a spiking synaptic device. The neuromorphic function, i.e., synaptic gain control, has been simulated by using the model. The implementation in Verilog-A allows the model to easily integrate new experimental results. For instance, to increase the simulation accuracy, classical FET equations could be integrated in this model to compute the parameter I in linear and saturation regimes, which would require a few additional experimental parameters such as the carrier mobility in pentacene or the size of the conduction channel. The special methods and techniques that we developed can be very useful to study other memristive nanodevices.
Hybrid NOMFET/CMOS neuromorphic computing circuits and architectures are currently under investigation in our laboratory, and future work will include model refinement based on the parameters extracted from new samples, synapse-to-neuron interfacing, and bio-inspired function simulations. 
